| 部件型号 |
厂商 |
描述 |
|
|
altera |
CPLD MAX II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin Micro FBGA |
|
|
altera |
CPLD MAX II Family 440 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP |
|
|
altera |
CPLD MAX 3000A Family 600 Gates 32 Macro Cells 103.1MHz CMOS Technology 3.3V 44-Pin TQFP |
|
|
altera |
CPLD MAX 3000A Family 1.25K Gates 64 Macro Cells 222.2MHz CMOS Technology 3.3V 44-Pin TQFP |
|
|
altera |
CPLD MAX 3000A Family 5K Gates 256 Macro Cells 95.2MHz CMOS Technology 3.3V 256-Pin FBGA |
|
|
altera |
CPLD MAX 3000A Family 5K Gates 256 Macro Cells 95.2MHz CMOS Technology 3.3V 144-Pin TQFP |
|
|
altera |
CPLD MAX II Family 440 Macro Cells 201.1MHz 0.18um Technology 1.8V 144-Pin TQFP |
|
|
altera |
CPLD MAX II Family 440 Macro Cells 304MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP |
|
|
altera |
CPLD MAX 7000A Family 1.25K Gates 64 Macro Cells 100MHz CMOS Technology 3.3V 100-Pin TQFP |
|
|
altera |
CPLD MAX 7000A Family 1.25K Gates 64 Macro Cells 100MHz CMOS Technology 3.3V 100-Pin TQFP |
|
|
altera |
CPLD MAX 7000S Family 1.25K Gates 64 Macro Cells 175.4MHz CMOS Technology 5V 44-Pin PLCC |
|
|
altera |
CPLD MAX 7000S Family 1.25K Gates 64 Macro Cells 175.4MHz CMOS Technology 5V 100-Pin TQFP |
|
|
altera |
CPLD MAX 7000A Family 2.5K Gates 128 Macro Cells 98MHz CMOS Technology 3.3V 100-Pin TQFP |
|
|
altera |
CPLD MAX 7000A Family 2.5K Gates 128 Macro Cells 129.9MHz CMOS Technology 3.3V 100-Pin TQFP |
|
|
altera |
CPLD MAX 7000S Family 2.5K Gates 128 Macro Cells 147.1MHz CMOS Technology 5V 100-Pin TQFP |
|
|
altera |
CPLD MAX 7000 Family 3.2K Gates 160 Macro Cells 90.9MHz CMOS Technology 5V 100-Pin PQFP |
|
|
altera |
CPLD MAX 7000S Family 3.2K Gates 160 Macro Cells 122MHz CMOS Technology 5V 160-Pin PQFP |
|
|
altera |
CPLD MAX 7000S Family 3.75K Gates 192 Macro Cells 125MHz CMOS Technology 5V 160-Pin PQFP |
|
|
altera |
CPLD MAX 7000B Family 5K Gates 256 Macro Cells 188.7MHz CMOS Technology 2.5V 208-Pin PQFP |
|
|
altera |
CPLD MAX 7000S Family 5K Gates 256 Macro Cells 76.9MHz CMOS Technology 5V 208-Pin PQFP |
|
|
altera |
CPLD MAX 7000S Family 5K Gates 256 Macro Cells 128.2MHz CMOS Technology 5V 208-Pin PQFP |
|
|
altera |
CPLD MAX 7000S Family 5K Gates 256 Macro Cells 100MHz CMOS Technology 5V 208-Pin RQFP |
|
|
altera |
CPLD MAX 9000 Family 12K Gates 560 Macro Cells 144.9MHz CMOS Technology 5V 208-Pin RQFP |
|
|
altera |
CPLD MAX II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP |
|
|
xilinx |
CPLD XC9500XL Family 800 Gates 36 Macro Cells 100MHz 0.35um (CMOS) Technology 3.3V 44-Pin VTQFP |
|
|
xilinx |
CPLD CoolRunner XPLA3 Family 3K Gates 128 Macro Cells 95MHz 0.35um (CMOS) Technology 3.3V 144-Pin TQFP |
|
|
altera |
CPLD MAX 7000S Family 1.25K Gates 64 Macro Cells 100MHz CMOS Technology 5V 44-Pin PLCC |
|
|
altera |
CPLD MAX 7000S Family 2.5K Gates 128 Macro Cells 100MHz CMOS Technology 5V 100-Pin TQFP |
|
|
altera |
CPLD MAX II Family 980 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 144-Pin TQFP |
|
|
altera |
CPLD MAX II Family 440 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 144-Pin TQFP |
|
|
altera |
CPLD MAX 7000A Family 600 Gates 32 Macro Cells 138.9MHz CMOS Technology 3.3V 44-Pin TQFP |
|
|
atmel |
CPLD ATF1504AS Family 1.5K Gates 64 Macro Cells 100MHz 5V 100-Pin TQFP |
|
|
altera |
CPLD MAX II Family 980 Macro Cells 201.1MHz 0.18um Technology 1.8V 144-Pin TQFP |
|
|
altera |
CPLD MAX II Family 192 Macro Cells 304MHz 0.18um Technology 1.8V 100-Pin TQFP |
|
|
altera |
CPLD MAX II Family 192 Macro Cells 247.5MHz 0.18um Technology 1.8V 100-Pin TQFP |
|
|
altera |
CPLD MAX II Family 192 Macro Cells 201.1MHz 0.18um Technology 1.8V 100-Pin TQFP |
|
|
altera |
CPLD MAX 3000A Family 600 Gates 32 Macro Cells 103.1MHz CMOS Technology 3.3V 44-Pin PLCC |
|
|
altera |
CPLD MAX 3000A Family 10K Gates 512 Macro Cells 116.3MHz CMOS Technology 3.3V 208-Pin PQFP |
|
|
altera |
CPLD MAX 3000A Family 10K Gates 512 Macro Cells 87MHz CMOS Technology 3.3V 208-Pin PQFP |
|
|
altera |
CPLD MAX II Family 440 Macro Cells 247.5MHz 0.18um Technology 1.8V 256-Pin FBGA |
|
|
altera |
CPLD MAX II Family 440 Macro Cells 304MHz 0.18um Technology 2.5V/3.3V 144-Pin TQFP |
|
|
altera |
CPLD MAX 7000A Family 1.25K Gates 64 Macro Cells 135.1MHz CMOS Technology 3.3V 44-Pin PLCC |
|
|
altera |
CPLD MAX 7000A Family 1.25K Gates 64 Macro Cells 222.2MHz CMOS Technology 3.3V 100-Pin TQFP |
|
|
altera |
CPLD MAX 7000 Family 1.25K Gates 64 Macro Cells 76.9MHz CMOS Technology 5V 44-Pin PLCC |
|
|
altera |
CPLD MAX 7000 Family 1.25K Gates 64 Macro Cells 76.9MHz CMOS Technology 5V 100-Pin PQFP |
|
|
altera |
CPLD MAX 7000A Family 2.5K Gates 128 Macro Cells 129.9MHz CMOS Technology 3.3V 84-Pin PLCC |
|
|
altera |
CPLD MAX 7000A Family 2.5K Gates 128 Macro Cells 129.9MHz CMOS Technology 3.3V 144-Pin TQFP |
|
|
altera |
CPLD MAX 7000S Family 2.5K Gates 128 Macro Cells 100MHz CMOS Technology 5V 84-Pin PLCC |
|
|
altera |
CPLD MAX 7000S Family 2.5K Gates 128 Macro Cells 76.9MHz CMOS Technology 5V 160-Pin PQFP |
|
|
altera |
CPLD MAX 7000S Family 2.5K Gates 128 Macro Cells 100MHz CMOS Technology 5V 100-Pin PQFP |